I. INTRODUCTION
Over the years several techniques for designing fractionalorder oscillators have been introduced [1] , [2] . The implementation of such oscillators evidently requires the use of a fractional-order capacitor (FoC), which brings to researchers several design features such as possibility of changing the frequency of oscillation (FO) and condition of oscillation (CO), as will be demonstrated in this study. In open literature, the FoC is implemented using RC network, via active emulator, or by fabricated chemical chips [3] − [8] . As our comparative study given in Table I shows, the previous works in this area are mainly focused on fractional-order oscillator design derived from classical active elements-based structures such as opamps and with their equivalent macro models containing two or more energy storage elements [9] . Particularly, the studied quadrature or multiphase oscillators are the classic ones such as the Wien-bridge oscillator [10] , Colpitts oscillator [1] , and Hartley oscillator [11] . Their behavior was investigated theoretically and also experimentally. On the other hand, this study aims to present the new fractional-order oscillator using compact CMOS active building blocks (ABBs) with reduced transistor count and shows the effect of fractional-orders on FO, CO, phase, and amplitude. Although class-AB cells are nonlinear, they can be modified as linear circuits with different combinations [12] − [15] . Beside this, due to their characteristics such as low output impedance, low quiescent power consumption, low voltage with large current sinking and high driving capability, they are more developed voltage followers compared to conventional ones. Some of them even have almost unity voltage gain on neglecting short-channel effects [15] . Therefore, they are mainly used in analogue and mixed-signal designs such as oscillators, filters, or communication applications. One of the most recently developed class-AB cell is the flipped voltage follower (FVF), which was introduced by Torralba et al. in 2002 [12] . This compact FVF is based on two complementary differential flipped voltage followers. Another high-performance ABB used in this study is the basic CMOS transconductor, which has a voltage to current (V-I) conversion capability and uses only two CMOS transistors and two control voltages [16] , [17] . SPICE simulation results using TSMC 0.35 μm level-3 CMOS process parameters and with ±1.65 V supply voltages are given to verify the theoretical analysis based on using RC trees emulating the fractional operators s . The paper is organized as follows: After this introductory part, used compact cells and integer-as well as fractional-order oscillator design procedure are briefly introduced. Section III presents the simulation results and the last two sections discussion of the results, concluding this study.
II. CIRCUIT DESCRIPTION

A. Voltage Buffer Using Flipped Voltage Follower (FVF)
The CMOS implementation of unity-gain voltage buffer based on class-AB flipped voltage follower, i.e. V out = V in , is shown in Fig. 1(a) [12] . As it is evident, it uses two complementary differential flipped voltage followers (DFVFs) 
B. Operational Transconductance Amplifier (OTA)
The CMOS implementation of single-input differentialoutput transconductor is shown in Fig. 1(b) . Assuming squarelaw behavior for the current-voltage relationship of the MOS transistors M 1P and M 1N and ignoring channel-length modulation effect, their drain currents will be given as in [16] , [17] , and, thus, the current-voltage relationship of the transconductor can be approximated by the linear expression: 
C. Integer-Order Oscillator Design
The proposed voltage-mode oscillator with unity-gain voltage buffers based on flipped voltage followers, two transconductors, one resistor, and two capacitors is shown in Fig. 2 . Assuming both capacitors are ideal with capacitance C and used ABBs are also ideal, i.e. ignoring parasitic effects, the characteristic equation (CE) of this oscillator is as follows:
from which the CO and FO can be evaluated as:
therefore, the FO can be controlled by adjusting the value of the resistor R without affect of CO.
D. Fractional-Order Oscillator Design
Replacing in the oscillator in Fig. 2 the ideal capacitors C i , i = {1, 2}, by FoCs (C 1 C , C 2 C ) with impedance Z (s) = 1/(s C ), Z (s) = 1/(s C ), the fractional-order system can be described as:
hence, the CE from (1) takes the following general form: As a first step, the performance of the proposed integerorder oscillator (α = β = 1) was evaluated. In this case, both capacitances have been chosen as: C 1 = 55 nF, C 2 = 100 nF, while the resistor was: R = 1 k ; according to (3), the theoretical value of the oscillation frequency was f 0 = 2.86 kHz. Figure 4(a) shows the simulated output waveforms with frequency of oscillation 1.63 kHz.
As a second step, the fractional-order oscillator with an order of s 1.5 has been implemented. For this purpose, the capacitors of the integer-order oscillator in Fig. 2 were replaced with their fractional-order equivalents which were realized using the second-order RC tree shown in Fig. 3 . Note that the values of g m1,2 have been kept the same with the previous case. Considering that = 0.9 and β = 0.6, their equivalent pseudo-capacitance values will be as follows: C 136.3 nF⋅s −0.1 (C 1 = 55 nF @ f o ) and C 3.78 μF⋅s −0.4 (C 2 = 100 nF @ f o ). Also, the resistor R will equal to 1.64 k .
Computed component values are given in Table II . During simulations, in order to start up the oscillations, the resistor was set 3.4 k and the obtained FO was f 0 = 0.741 kHz. The simulated output waveforms are shown in Fig. 4(b) . Table II . Figure 4 (c) shows the output responses and simulated FO is equal to f 0 = 0.861 kHz. In addition, the simulated frequency spectrum of outputs for each case is given in Fig. 5 . The total power dissipation of the oscillator in all three cases is found to be 11.5 mW.
IV. DISCUSSION ON RESULTS
The output waveforms of the two state variables V o1 and V o2 under three different conditions of and β are shown. It can be noticed that the amplitude of the output waveforms are decreases while the order of oscillator is also decreasing. As it was shown, the FO can be changed by varying the fractionalorder and/or β without changing the capacitor values C i . In particular, = ( 0 ) 1/ for < 1 and β = ( 0 )
1/β for β < 1, it is clear that extension of FOs are possible, which is demonstrated in Fig. 6 . As it is evident from the obtained SPICE simulation results, there is a slight deviation in simulated FOs compared to theory. For an instance, considering a non-zero parasitic resistance R β at output terminal of the first voltage buffer, which appears in series with capacitor C 2 (integer-order case), i.e. Z 2 (s) = R β + 1/sC 2 , the non-ideal FO in (3) becomes ω 0 = [g m2 /{C 1 C 2 R(g m2 R β + 1)}] 0.5 . Similarly, FOs of both fractional-order cases are also affected by R β , which is shown in Fig. 7 .
V. CONCLUSION
This paper demonstrates that a fractional-order oscillator with two different pseudo-capacitances can still sustain sinusoidal oscillations. In addition, it was shown that the condition and the frequency of oscillations are functions of the fractional-order. Clear advantage of the proposed compact fractional-order oscillator, compared to opamp-based counterparts presented in [1] , [2] , [10] , and [11] , is its simplicity, owing to the fact that employs only 20 MOS transistors.
